Fabrication of Silicon MOSFETs Using Soft Lithography**

By Nuo Li Joon, Junmin Hu, George M. Whitesides, Martin K. Erhard, and Ralph G. Nuzzo*

Microelectronics is based on devices fabricated in silicon, using photolithography to define patterns. As feature sizes approach limits and the transparency of currently available lenses, there is increasing interest in alternative methods for pattern formation: X-ray, e-beam, and extreme UV lithography[1,2] are leading candidates, but a range of other methods—soft lithography[3,4], embossing[5] and others—are also contenders specifically technological niches. Soft lithography—a set of techniques for non-photolithographic patterning based on contact printing and polymer molding—is useful in a number of applications to which photolithography is not applicable: examples include patterning non-planar surfaces, forming structures in materials other than photoreists, and patterning large areas in a single process step. Fabrication of transistors requires several distinct steps, in which patterns must be transferred with registration between layers. Key issues in fabrication using soft lithography include minimizing distortion in the elastomeric molds during the pattern transfer steps, and specially carrying out the patterning steps without contaminating the surface of the semiconductor material.

We have recently used soft lithography (micromolding in capillaries, MIMIC) to fabricate high electron mobility transistors (HEMTs) in GaAs/AlGaAs.[5] Fabrication of devices in GaAs/AlGaAs involves concerns that are specific to this material, and processes used with it cannot necessarily be generalized to other materials. In this communication, we demonstrate the fabrication of metal-oxide-semiconductor field effect transistors (MOSFETs) using soft lithography as the patterning step. The objective of this work is to illustrate the compatibility of soft lithography with standard silicon processes and to begin to address further issues related to fabrication using soft lithography.

[**] This work was supported by the National Science Foundation (CHE9626871, ECS9729405), DARPA, ONR, the Department of Energy (DEFG02-91-ER45439), and the Army Research Office (DAARO4-95-1-0102). MOSFET fabrication was carried out at the Frederick Seitz Materials Research Laboratory and Department of Electrical and Computer Engineering Integrated Circuits Fabrication Laboratory at the University of Illinois. We are especially grateful to Dr. Kevin Beehminer and Dane Sievers for their help with MOSFET fabrication. M. K. Erhardt acknowledges a fellowship from the Department of Chemistry.

[1] G. M. Whitesides, Dr. N. L. Joon, Dr. J. Hu Department of Chemistry and Chemical Biology Harvard University Cambridge, MA 02138 (USA)
M. K. Erhardt, Prof. R. G. Nuzzo Department of Chemistry and Frederick Seitz Materials Research Laboratory University of Illinois at Urbana-Champaign Urbana, IL 61801 (USA)
especially distortion and registration during pattern transfer. Achieving small feature sizes was not an important objective, and the fabrication of devices with dimensions less than 100 nm is being addressed in separate work in our group.

Figure 1 outlines the fabrication of the p-channel enhanced MOSFET fabricated in this work. The MOSFETs were fabricated on 2 inch (~5 cm) Si wafers. Figure 1a is a cross sectional view of the MOSFET. Figure 1b shows the top view of the device. The device consists of three patterned layers: Al (contact metallization), SiO₂ (gate dielectric), and p⁺-Si (source and drain) regions in n-Si. We fabricated arrays of MOSFETs separately but in parallel using MIMIC and photolithography; the two sets of devices were processed using the same parameters. This strategy made it possible to compare the characteristics of devices generated by these two different classes of technologies. Devices were fabricated in a class 10000 cleanroom using standard batch diffusion and oxidation furnaces, thermal Al evaporators, and other Si processing equipment.

![Schematic cross-sectional view and top view of the device.](image)

**Fig. 1.** a) Schematic cross-sectional view that shows the three patterned layers of the p-MOSFET. b) Schematic top view of the device.

Figure 2 summarizes the fabrication steps used in making the p-MOSFETs using MIMIC for pattern transfer. The first MIMIC step patterns the source and drain regions. An elastomeric stamp was prepared by molding a silicone polymer—polymethylsiloxane (PDMS, Sylgard 184, Dow Corning)—against a patterned photoresist that contained the negative image of the desired pattern.[8] The elastomeric mold, with interconnected recessed regions, was then placed in conformal contact with the substrate, and a liquid prepolymer (polyurethane, PU, NOA 73, Norland Products, NJ) was applied at one open end of the mold; the recessed regions between the mold and the substrate filled by capillarity.[6] Exposure to UV light (100 W low-pressure mercury lamp, Boekel Scientific, PA) cured the prepolymer. Removal of the mold left the patterned polyurethane on the substrate.

![Schematic illustration of the steps in silicon p-MOSFET fabrication using MIMIC.](image)

**Fig. 2.** Schematic illustration of the steps in silicon p-MOSFET fabrication using MIMIC. a) Definition of source and drain regions with the first MIMIC step, using polyurethane (PU) on thermal oxide layer of a n-Si wafer. b) Cure of the PU, removal of the PDMS mold, and etching in buffered HF to remove the thermal oxide selectively. PU patterned by MIMIC was used as an etch mask. c) Removal of PU; after removal, the wafer was placed in a boron diffusion furnace so that exposed regions of n-Si were transformed to p⁺-Si. d) Removal of all oxides, and growth of high-quality gate oxide (350 Å). e) Patternning of contact holes to source and drain regions using second MIMIC step. f) Etching to form contact holes, and removal of PU. g) Definition of regions for Al metallization with third MIMIC step. h) Evaporation of Al on patterned PU and removal by lift-off to leave patterned Al thin film.

The first MIMIC step covered the 1200 Å thermal SiO₂ surface with patterned PU, except for pairs of 200 μm × 200 μm squares (source and drain) separated by 20–80 μm (the gate channel). The total time required for the first MIMIC step was about 20 min: 10 min to fill the channels and an additional 10 min to cure the PU. We used this patterned PU as an etch mask to transfer the pattern into the 1200 Å thermal oxide (SiO₂) by etching in buffered HF (Fig. 2b). Sonicating the samples in CH₂Cl₂ for 5–10 min removed the PU from the surface. The patterned wafer was
then loaded into a diffusion furnace with oxidized boron nitride wafers so that the exposed regions of the Si wafer (n-type, $1 \times 10^{19}$ Sb/cm$^3$) were doped with boron to $p^+$-type ($3 \times 10^{19}$ B/cm$^3$) (Fig. 2c). All oxides were then removed by etching in buffered HF to expose the bare Si surface. At this point, slight variations in the topology were visible between the doped and undoped regions. A high-quality gate oxide (350 Å) was grown in an oxidation furnace (Fig. 2d). After gate oxidation, the doped and undoped regions could be distinguished by optical microscopy and used in aligning the next layer of the pattern.

The patterning of contacts through the gate oxide for the source and drain regions was carried out using a second registered step of MIMIC (Fig. 2e). The PDMS mold was mounted on a blank quartz plate; the channels in the mold faced the sample. The registration between patterns was carried out with a Karl Suss contact aligner. When the PDMS mold and the sample were aligned, they were brought into contact by raising the sample toward the mold. The sample, together with the quartz plate and the mold between them, was then removed from the aligner. Similar MIMIC and etching procedures (Figs. 2a and 2b) were used to form contacts through the gate oxide onto the $p^+$-Si regions (Fig. 2f).

The third MIMIC step defined the regions for Al contact metallization. The patterned PU was formed following the procedure described in Figure 2c. The samples were briefly etched in buffered HF to remove the native oxide at the contacts and were immediately placed in a thermal evaporator for Al deposition. After 2500 Å of Al had been deposited, lift-off (sonicating for 10–15 min in CH$_2$Cl$_2$) left patterned Al electrodes for source, drain, and gate. Finally, the devices were annealed at 450 °C for 15 min to enhance the contact between Al and Si.

Figure 3 shows a section of the arrays of transistors fabricated by MIMIC and photolithography. The full array consisted of 300 transistors in a 15 mm × 50 mm rectangular pattern. The horizontal and vertical bars prevented sagging of the mold and assisted in making electrical contacts to the substrate during testing. The number of MOSFETs fabricated in an array was determined by the speed with which PU prepolymer filled the channels during MIMIC, and by the area that could be patterned using MIMIC in a reasonable time.

In terms of pattern reproduction, there were no significant differences in the devices patterned by MIMIC and photolithography. The edge roughness (~2 μm) and the resolution (~20 μm) of the structures were similar since the same patterned transparency was used in both cases.[6] Slight variations in the feature size of patterns produced by MIMIC were observed from batch to batch due to difficulty in controlling the edge profile/underlayer of filled PU (reactive ion etching was not used to eliminate this underlayer because the equipment was unavailable).

The registration of the features was within 50–100 μm over 50 mm for devices patterned by MIMIC.[10] Misalign-
address the important issue of registration in multilayer fabrication. The fabrication of transistors demonstrated in this work used soft lithography to pattern three levels in registration, but with large feature sizes. The minimum feature size in the patterns demonstrated in this work (20 μm) is relatively large, but is not intrinsic to soft lithography.\cite{1,4} We have already demonstrated that the distortion of a pattern can be limited to less than 1 μm over ~1 cm by using thin elastomeric molds on a rigid backing rather than the thick PDMS molds employed here.\cite{10} We believe that in combination with other soft lithographic techniques such as phase-shift lithography\cite{1,4} soft lithography can be used to fabricate devices with dimensions less than 100 nm.

In summary, the fabrication of functional Si MOSFETs demonstrates that MIMIC is compatible with Si fabrication processes. Polymer structures patterned with MIMIC were successfully used as etch masks and lift-off mesas; in particular, they withstood the harsh conditions of etching and lift-off. The electrical properties of the transistors fabricated by MIMIC are similar to those fabricated by photolithography. The fabrication of transistors using multilevel registered processes establishes that the application of MIMIC is not limited to single-level processes.\cite{7,13}

**Influence of Oxygen on Single Molecule Blinking**

By Oliver Panzer, Wolfgang Göhde, Ulrich C. Fischer, Harald Fuchs,* and Klaus Müller

In the field of single molecule microscopy the “blinking” phenomenon consisting of discrete on-off transitions in the fluorescence intensity of single dye molecules has recently attracted considerable attention.\cite{1} Blinking due to spectral jumps was first observed in single molecule spectroscopy experiments at low temperature.\cite{2-5} Spectral jumps have also been observed at room temperature by near-field\cite{6} and recently by far-field\cite{7,8} microscopy. Analyzing single molecule dynamics in systems with many chromophores, blinking was observed within a timescale of seconds.\cite{10,11}

Recently, we investigated single terylenedimide (TDI)\cite{12} molecules in a matrix of polyvinylbutyral (PVB) under ambient conditions by means of a combined near-field and confocal microscope.\cite{3,14} In the scanned images of many of the molecules dark stripes could be observed, which are due to blinking during the acquisition time of the image. Experiments in which the orientation of the molecules was observed for hours revealed that a rotational

---

*Prof. H. Fuchs, O. Panzer, W. Göhde, Dr. U. C. Fischer
Physikalisches Institut, Universität Münster
Wilhelm-Klemm-Strasse 11, D-48149 Münster (Germany)
Prof. K. Müller
Max-Planck-Institut für Polymerforschung
Ackermannweg 10, D-55128 Mainz (Germany)

[**] We thank Silvia Bradalvsky and Wolfgang Görtner of the Max-Planck-Institut für Strahlenchemie, Münster for most fruitful discussions on the possible mechanism of quenching and their support in recording the emission spectra of TDI in solutions with different oxygen concentrations and A. Katekemp of the Institut für Chemie- und Biosensork, Münster for his help with the measurements of the adsorbed ensemble.